

Spring 2011/2012

MIDTERM #1

April 7, 2012

120 min

SOLUTIONS

INSTRUCTIONS

-  Closed book, closed notes.
-  Calculators are allowed, but borrowing is not allowed.
-  Your mobile phones must be turned off during the exam.
-  You must show your work for all problems to receive full credit; simply providing answers will result in only partial credit, even if the answers are correct.
-  Put your name on any additional material that you submit.
-  Be sure to provide units.
-  Please indicate the number of page where your work is to be continued.
-  Do not spend all your time on one problem and on one part and attempt to solve all of them.
-  Please sign the honor pledge that is provided below.

Honor Pledge: I have neither given nor received any aid on this exam.

Signed:.....

Last Name :.....

Name :.....

Group :.....

Student No :.....

Q	Points	Grade
1	30	
2	30	
3	20	
4	20	
Total	100	

Q1. (30 pts)

(a) (10 pts) Fill in the missing blanks.


i	The region around the p-n junction containing no mobile electrons or holes is called depletion region .
ii	Electrons in the outermost shell are called valence electrons
iii	The valence electrons shared between atoms form a covalent bond
iv	In order to break the covalent bond, the valence electron must gain a minimum energy called bandgap energy.
v	An intrinsic semiconductor is a single crystal semiconductor material with no other types of atoms within the crystal
vi	The lack of an electron in the covalent bond is called a hole .
vii	Group V elements are called donor impurity.
viii	Group III elements are called acceptor impurity.
ix	Adding Group III or Group V elements into a semiconductor crystal is called doping .
x	A semiconductor that contains Group III atoms is called p-type semiconductor.
xi	A semiconductor that contains Group V atoms is called n-type semiconductor.
xii	The movement of an electron due to electric field is called drift .
xiii	The flow of electrons due to concentration difference is called diffusion .
xiv	The velocity of the electrons in an electric field is proportional the electric field intensity. The proportionality constant is called mobility .
xv	In an n-type semiconductor electrons are majority carriers whereas the holes are minority carriers.

(10 pts) Consider the diode circuit given on the right with $R_1 = 10 \text{ k}\Omega$, $R_2 = 20 \text{ k}\Omega$, $E = 6 \text{ Volts}$. Assume that the **diodes** are **ideal**.


(b) Determine the range of v_s where the diode is ON and the region where the diode is OFF.

(c) Plot the output voltage v_o if

$$v_s = 12 \sin 2\pi \cdot 50 t \text{ volts}$$



(d) (10 pts) A capacitor C is added to the output of the circuit given in **part (a)**. Plot the output voltage waveform. Determine the peak and the ripple values.



$$v_s = 12 \sin 2\pi \cdot 50 t \text{ volts}$$

$$R_1 = 10 \text{ k}\Omega,$$


$$R_2 = 20 \text{ k}\Omega.$$

$$E = 6 \text{ V}$$

$$C = 10 \mu\text{F}$$

Solution:

(a) (i) D_1 is OFF ($V_{D1} < 0$) and D_2 is OFF ($V_{D2} < 0$). ($V_o = 0$)



$$V_{D1} = V_I - 0 = V_I < 0$$

$$V_{D2} = -E = -6 \text{ V} < 0 \text{ (Always)}$$


So $V_I < 0 \Rightarrow D_1$ & D_2 are off.

$$\Rightarrow V_o = 0$$

2 (Not that if D_1 is OFF, D_2 is also OFF; it cannot be ON.)



ii. D_1 is ON ($I_{D1} \geq 0$); D_2 is OFF ($V_{D2} < 0$) $\Rightarrow$



$$I_{D1} = \frac{V_I}{R_1 + R_2} \geq 0 \Rightarrow V_I \geq 0$$


$$V_O = \frac{R_2}{R_1 + R_2} \cdot V_I = \frac{2}{3} V_I$$

$$V_{D2} = V_O - E = \frac{2}{3} V_I - 6 < 0 \Rightarrow \frac{2}{3} V_I < 6$$

$$V_I < 9V$$

Therefore for $0 \leq V_I < 9V$; D_1 is ON & D_2 is OFF and $V_O = \frac{2}{3} V_I$

iii. D_1 is ON ($I_{D1} \geq 0$) and D_2 is ON ($I_{D2} \geq 0$) $\Rightarrow V_O = E = 6V$



$$I_{D1} = \frac{V_I - 6}{R_1} = \frac{V_I - 6}{R_1}$$




$$I_{D2} = I_{D1} - \frac{E}{R_2} = \frac{V_I - 6}{R_1} - \frac{6}{R_2}$$

$$= \frac{V_I}{R_1} - 6 \left(\frac{1}{R_1} + \frac{1}{R_2} \right) = \frac{V_I}{R_1} - 6 \frac{R_1 + R_2}{R_1 R_2}$$

$$I_{D2} > 0 \Rightarrow V_I > 6 \cdot \frac{R_1 + R_2}{R_2} = 6 \cdot \frac{30}{20} = 9V$$

Therefore

$$V_O = \begin{cases} 0 & V_I < 0 \\ \frac{2}{3} V_I & 0 \leq V_I < 9V \\ 6V & 9V \leq V_I \end{cases}$$



During T_1 , C is discharged through R_2 (D_1 is OFF).

$$V_p = 9V$$

$$T_1 \approx T = \frac{1}{f} = \frac{1}{50} = 0.02 \text{ sec. (Discharge period)}$$

$$V_r = \frac{T_1}{R_2 C} \cdot V_p = \frac{0.02}{20 \times 10^3 \times 10 \times 10^{-6}} \cdot (9V) = \frac{0.02}{0.2} \cdot (9V) = 0.9V$$

Q2. (30 pts) Consider the following diode circuits.

(a) (10 pts) Assuming all diodes are ideal, **determine** and **verify** the states of the diodes, if


$$V_A = 6 \text{ volts}$$

$$V_B = 4 \text{ volts}$$

$$V_C = 8 \text{ volts}$$

$$R_1 = 2 \text{ k}\Omega$$

$$R_2 = 2 \text{ k}\Omega$$



(b) (10 pts) Assuming all diodes are ideal, **determine** and **verify** the state of the diode and the output voltage V_O , if


$$R_1 = 6 \text{ k}\Omega$$

$$R_2 = 3 \text{ k}\Omega$$

$$R_3 = 3 \text{ k}\Omega$$

$$R_4 = 3 \text{ k}\Omega$$

$$V = 12 \text{ volts}$$



(c) (10 pts) Consider the two stage logic gate given on the right.

- For all diodes, the turn-on voltages $V_\gamma = 0.6 \text{ volts}$.

- The input voltages corresponding to the logic levels at V_A , V_B , and V_C are specified as:

"Logic 0" = 0 volts; "Logic 1" = 5 volts


Obtain

- **Voltage Truth Table**


and

- **Logic Truth Table**

for logic gate given for the outputs **X** and **Y** in terms of the inputs **A**, **B**, **C**.



Q2.



D_1 is OFF (check $= V_{D1} \leq 0$)

D_2 is ON (check: $I_{D2} > 0$)


$$I_{D2} = \frac{V_C - V_B}{R_1 + R_2} = \frac{8 - 4V}{2 + 2K} = 1mA > 0 \checkmark$$

$$V_1 = R_1 I_{D2} + V_B = (2K)(1mA) + 4V = 6V$$

$$V_{D1} = V_A - V_1 = 6 - 6 = 0V$$

(D_2 is just at origin $= I_{D1} = 0$ and $V_{D2} = 0$)

(b)




D is off (check $V_D \leq 0$)

$$V_1 = \frac{R_2}{R_1 + R_2} V = \frac{3}{3+6} \cdot 12 = \frac{3}{9} \cdot 12 = 4V$$

$$V_2 = \frac{R_4}{R_3 + R_4} V = \frac{3}{3+3} \cdot 12 = \frac{3}{6} \cdot 12 = 6V$$

$$V_D = V_1 - V_2 = 4 - 6 = -2V < 0 \checkmark$$

(c)



Logic Levels: 0V & 5V

Diode turn on: 0.6V

V_A	V_B	V_C	D_1	D_2	V_X	D_3	D_4	V_Y
0	0	0	OFF	OFF	0	OFF	OFF	0
0	0	5	OFF	ON	4.4	OFF	ON	3.8
0	5	0	ON	OFF	4.4	OFF	ON	3.8
0	5	5	ON	ON	4.4	OFF	ON	3.8
5	0	0	OFF	OFF	0	ON	OFF	4.4
5	0	5	OFF	ON	4.4	ON	OFF	4.4
5	5	0	ON	OFF	4.4	ON	OFF	4.4
5	5	5	ON	ON	4.4	ON	OFF	4.4


A	B	C	X	Y
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	1
1	0	0	0	1
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

$$X = B + C$$

$$Y = A + X = A + B + C$$

Q3. (20 pts)

a) Consider the zener voltage regulator circuit given below. The circuit parameters are listed on the right.

Circuit Parameters

$$V_{SS} = 8 \text{ volts}$$

$$v_s = 0.5 \sin \omega_o t \text{ volts}$$

$$R = 1 \text{ k}\Omega$$

$$R_L = 3 \text{ k}\Omega$$


Zener Diode

$$V_Z = 5 \text{ volts}$$

$$r_Z = 15 \Omega$$


- i. Determine the DC component of the output voltage v_O .
 - ii. Determine the AC small signal component of the output voltage v_O .
 - iii. Calculate $V_{\text{ripple-peak}}/V_{\text{DC}}$ ratio at the input and output.
 - iv. Determine the range of R_L over which the zener diode is always in the zener region.
- b) Consider the circuit given below, with $R = 5 \text{ k}\Omega$, $V_{CC} = 12 \text{ V}$. The input signal v_s ($v_s = 25 \sin \omega_o t$ millivolts) is a small signal source. The capacitor C is assumed very large. The diode is a pn-junction diode with turn-on voltage of $V_\gamma = 0.7 \text{ V}$.

- i. Draw the DC equivalent circuit and determine the DC component of the output voltage V_O .
- ii. Draw the AC small signal equivalent circuit and determine the AC small signal component of the output.
- iii. Determine the total voltage (DC+AC) at the output, v_O .
- iv. Determine the limit on v_s for proper linear small signal modeling.



Q3.

a) i.



i. DC output voltage & currents


$$V_o = V_z = 5V$$

$$I_L = \frac{5V}{3K} = 1.33 \text{ mA}$$

$$I_R = \frac{8-5V}{1K} = 3 \text{ mA}$$

$$I_Z = I_R - I_L = 3 - 1.33 = 1.66 \text{ mA}$$

ii. AC model:



$$V_s = 0.5 \sin \omega t \text{ volt}$$

$$R_{eq} = 15\Omega // 3000\Omega \approx 15\Omega$$

$$V_o = \frac{R_{eq}}{R_{eq} + R} V_s = \frac{15}{1000 + 15} V_s$$

$$\approx \frac{15}{1015} \cdot 0.5 \sin \omega t \text{ volt}$$

$$V_o = 0.45 \sin \omega t \text{ millivolt.}$$


iii. $\frac{V_{\text{ripple-peak}}}{V_{oc}} \approx \frac{0.45 \times 10^{-3}}{5V} = 0.15 \times 10^{-3} = 0.015\%$

iv. In the DC model, there should be zener current such that $I_Z > 0$.


$$I_L = \frac{5}{R_L}, I_R = \frac{8-5V}{1K} = 3 \text{ mA}$$

$$I_Z = I_R - I_L = 3 - \frac{5}{R_L} > 0 \Rightarrow 3 > \frac{5}{R_L} \Rightarrow R_L > \frac{5}{3} = 1.66 \text{ K}$$

(b) i. DC Model:



ii. AC Model = $r_d = \frac{26 \text{ mV}}{I_0} = \frac{26 \text{ mV}}{0.5 \text{ mA}} = 52\Omega$



$$V_o = \frac{R}{R + r_d} \cdot V_s = \frac{5000}{5052} V_s = 0.99 V_s = 24.7 \sin \omega t \text{ mV}$$


iii. $V_o = 2.5V + 24.7 \sin \omega t \text{ mV}$

iv. $V_d \ll 5.2 \text{ mV}$ (Small signal voltage over diode)

$$V_d = \frac{r_d}{r_d + R} V_s = \frac{52}{5000 + 52} V_s \ll 52 \text{ mV} \Rightarrow V_s \ll 5052 \text{ mV}$$

$$V_s < 505.2 \text{ mV}$$

Q4. (20 pts) Consider the MOS amplifier given below. The input coupling capacitor C_1 and the load coupling capacitor C_2 are assumed very large.

Circuit Parameters

$$V_{DD} = 12 \text{ V}$$

$$R_s = 1 \text{ k}\Omega$$

$$R_1 = 9 \text{ M}\Omega$$

$$R_D = 1 \text{ k}\Omega$$

$$R_L = 4 \text{ k}\Omega$$

Transistor Parameters


$$V_{Tn} = 1 \text{ V}$$

$$K_n = 4 \text{ mA/V}^2$$

$$V_A = 100 \text{ V}$$

- Draw the DC equivalent circuit.
- Determine the values of R_2 so that $V_{GSQ} = 3 \text{ V}$.
- Determine I_{DQ} and V_{DSQ} and also the state of the transistor.
- Find g_m and r_{ds} .
- Draw a complete AC small-signal equivalent circuit for the amplifier.
- Find the input resistance R_{in} and the output resistance R_{out} .
- Determine the voltage gain $A_v = v_o/v_s$.

(a) DC Equivalent circuit :



(b) $V_{GSQ} = 3 \text{ V}$

$$\frac{R_2}{R_1 + R_2} \cdot V_{DD} = V_{th} = V_{GSQ}$$

$$\frac{R_2}{R_1 + R_2} \cdot 12 = 3$$

$$\frac{R_2}{R_1 + R_2} = \frac{3}{12} = \frac{1}{4}$$

$$4R_2 = R_1 + R_2 \Rightarrow R_2 = \frac{R_1}{3} = 3 \text{ M}$$

$$R_{th} = R_1 // R_2 = \frac{3 \cdot 9}{12} = 2.25 \text{ M}$$


(c) Assume SAT ($V_{DSQ} \geq V_{GSQ} - V_{Tn} = 3 - 1 \text{ V} = 2 \text{ V}$?)

$$\text{SAT current} = I_{DQ} = \frac{K_n}{2} (V_{GSQ} - V_{Tn})^2 = \frac{4 \text{ mA/V}^2}{2} (3 - 1 \text{ V})^2 = 8 \text{ mA}$$

$$V_{DSQ} = V_{DD} - I_{DQ} R_D = 12 - (8 \text{ mA})(1 \text{ k}) = 7 \text{ V} > 2 \text{ V} \text{ (SAT is OK.)}$$

(d) $g_m = K_n (V_{GSQ} - V_{Tn}) = (4 \text{ mA/V}^2)(2 \text{ V}) = 8 \text{ mA/V}$

$$r_{ds} = \frac{V_A}{I_{DQ}} = \frac{100 \text{ V}}{8 \text{ mA}} = 12.5 \text{ k}$$



$$R_{in} = R_{th} = 2.25\text{M}\Omega$$

$$R_{out} = r_{ds} \parallel R_D = (12.5\text{K}) \parallel (1\text{K}) = 0.89\text{K}$$

(f) $A_v = \frac{R_{th}}{R_s + R_{th}} \cdot (-g_m) R_{eq}$ where $R_{eq} = r_{ds} \parallel R_D \parallel R_L$

$$R_{eq} = \underbrace{12.5\text{K} \parallel 1\text{K}}_{0.89\text{K}} \parallel 4\text{K} = (0.89\text{K}) \parallel 4\text{K} = 0.82\text{K}$$

$$A_v = \left(\frac{2250}{2250+1} \right) (-8\text{mA/V}) (0.82\text{K}) = -6.55$$