<?xml version="1.0" encoding="UTF-8"?><rss xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:atom="http://www.w3.org/2005/Atom" version="2.0"><channel><title><![CDATA[Alibaba's TSMC-Built 5nm RISC-V Chip, XuanTie C950, Now Runs Qwen-3.8 27B Model Natively, Unlocking Massive Vertical Integration Tailwinds]]></title><description><![CDATA[<em>This post did not contain any content.</em>]]></description><link>https://forum.ieu.app/topic/b01981db-a9e8-4133-b35b-e1bf6a3ff084/alibaba-s-tsmc-built-5nm-risc-v-chip-xuantie-c950-now-runs-qwen-3.8-27b-model-natively-unlocking-massive-vertical-integration-tailwinds</link><generator>RSS for Node</generator><lastBuildDate>Sun, 06 Sep 2026 04:35:25 GMT</lastBuildDate><atom:link href="https://forum.ieu.app/topic/b01981db-a9e8-4133-b35b-e1bf6a3ff084.rss" rel="self" type="application/rss+xml"/><pubDate>Tue, 18 Aug 2026 23:59:22 GMT</pubDate><ttl>60</ttl></channel></rss>